

United States Patent and Trademark Office

ton

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/600,235	06/19/2003	Gary K. Richmond	7281-US 9810	
75	590 10/01/2004	EXAMINER		
Thomas F. Le		DESTA, ELIAS		
TEKTRONIX, INC. M/S 50-LAW			ART UNIT	PAPER NUMBER
P.O. Box 500		2857		
Beaverton, OR	97077-0001	DATE MAILED: 10/01/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	No.	Applicant(s)			
Office Andieus Occurrence		10/600,235		RICHMOND, GARY K	••		
	Office Action Summary	Examiner		Art Unit			
		Elias Desta		2857			
Period fo	The MAILING DATE of this communication a or Reply	ppears on the o	cover sheet with the d	correspondence addres	:s		
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR of SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reduction period for reply is specified above, the maximum statutory period reduction to reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	1.136(a). In no even eply within the statuted will apply and will ute, cause the applic	t, however, may a reply be tin ory minimum of thirty (30) day expire SIX (6) MONTHS from ation to become ABANDONE	nely filed s will be considered timely. the mailing date of this commu D (35 U.S.C. § 133).	nication.		
Status							
1)	Responsive to communication(s) filed on 28	June 2004.					
-		nis action is no	n-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-21 is/are pending in the application 4a) Of the above claim(s) is/are withdred claim(s) is/are allowed. Claim(s) 1-10 and 12-17 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	rawn from cons					
Applicat	ion Papers				•		
9)[The specification is objected to by the Examin	ner.					
10)	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the	ne drawing(s) be	held in abeyance. See	e 37 CFR 1.85(a).			
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the	•	• • •	-			
Priority (under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a list	nts have been nts have been iority documer au (PCT Rule	received. received in Applicati ts have been receive 17.2(a)).	ion No ed in this National Stag	ge		
Attachmen	nt(s)		_				
2) Notice (3) Information	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 cr No(s)/Mail Date	,	I) Interview Summary Paper No(s)/Mail D D D O O O O O O O O O O O O O O O O O		2)		

Response to Applicant's Amendment

Abstract

1. Applicant is reminded of the proper content of an abstract of the disclosure; in the instant application, the abstract is too short in explaining the technical disclosure of the improvement.

Specification

2. The Examiner accepts the amendment to the specification filed on June 28, 2004.

Explanation of rejection

Claim rejection – 35 U.S.C. 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- Claims 1-10 and 12-17 are rejected under 35 U.S.C. 102(b) as anticipated by <u>Hall, Jr</u>.
 (U.S. Patent 4,349,896).

In reference to claims 1 and 10: <u>Hall, Jr</u>. teaches an apparatus that includes:

An analog sampling array (see <u>Hall, Jr.</u>, Fig. 2, signals from receivers 24's), for acquiring from the signal under test (SUT) (or acoustic signals from the wheels) a plurality of temporally offset analog samples during each of the sequence of

Application/Control Number: 10/600,235

Art Unit: 2857

sample periods (see signals from the receiver in Fig. 2 and Fig. 3, from the output);

Page 3

A plurality of sample processors, such as ADC's, RMS detector, Peak Detector and Convolver (see *Hall, Jr.*, Fig. 5), for identifying logic level transitions (such as peak detection as noted in column 1, lines 60-68) between respective current and previous samples (the system uses convolution where present and past time reference values are used for accurate time placement of the compression wave, see *Cheever*, page 5-6). The time of occurrence of the logic level transition time is determined through the digital acoustic logging method because as the input signal is applied to sample storage device which is also connected to a clock signal for sequentially clocking the output out over an expanded or delayed period of time (see *Hall, Jr.*, Fig. 5 and column 4, lines 44-68); and

Further, <u>Hall, Jr</u>. also includes a method for

- ➤ Determining a logic level for each of the analog samples using a threshold signal level (see *Hall*, *Jr*., Figs. 2 and 3);
- > Generate edge bin data structure (see <u>Hall, Jr.</u>, Fig. 5, output from member 42 or the peak detector); and
- ➤ Edge bin data structure includes identification of a sample associated with logic level transition and estimation of the relative threshold level crossing time of the signal under test (SUT) between successive sample (see <u>Hall, Jr.</u>, Fig. 2, transmitter burst with suppressed noise in between successive signals, such as shear wave).

Art Unit: 2857

<u>With regard to claim 2</u>: as noted above in claim 1, <u>Hall, Jr</u>. further teaches that the apparatus includes a time stamp processor, for imparting a time stamp to sample data indicative of respective sample times (see <u>Hall, Jr</u>., column 5, line 64 to column 6, line 8).

<u>With regard to claim 3</u>: as noted above in claim 1, <u>Hall, Jr</u>. further teaches that the samples are acquired and logic level transitions are identified in real time (see <u>Hall, Jr</u>., column 4, lines 44-51).

With regard to claim 4: as noted above in claim 1, <u>Hall, Jr</u>. further teaches that the sample intervals are defined as respective temporal portions of a period of a clock (see <u>Hall, Jr</u>., column 4, line 64 to column 5, line 26).

With regard to claim 5: as noted above in claim 1, Hall, Jr. further teaches that the plurality of processors shown in Fig. 5 include a convolution and pick detector, hence it is inherent for each sample period, each the sample processor receives respective current sample (Vc) and respective previous sample (Vp) and responsively produces sample data including indication of logic level of the current sample (L), such as identifying logic level transition between the current and previous samples (E) and estimated time of occurrence of the identified logic level transition.

With regard to claims 6 and 11: as noted above in claim 5, Hall, Jr. further teaches that the apparatus includes reduction logic (see Hall, Jr., Fig. 2, removing inherent system noise using thresholds and amplitude detection), for reducing the amount data provided to the time stamp processor by discarding (removing the noise component, see Hall, Jr., column 4, lines 19-37) sample data not associated with an identified logic level transition.

Art Unit: 2857

<u>With regard to claim 7</u>: as noted in claim 6, <u>Hall, Jr</u>. further teaches that the sample data produced by each sample processors (see Fig. 5, Expanded output) is associated with a respective slice identifier (see <u>Hall, Jr</u>., Fig. 5, peak detector).

Page 5

With regard to claim 9: as noted above in claim 1, <u>Hall, Jr</u>. further teaches that the sample data where the system includes a plurality of instances of the apparatus are used to process respective signals under test including a clock signal and a data signal (see <u>Hall, Jr</u>., Fig. 5, member 44, signal from pick detector and clock signal to 44).

With regard to claim 12: as noted above in claim 10, Hall, Jr. further teaches that the signal under test (SUT) includes a data signal, and the edge bin data (see Fig. 5, data from pick detector) structure, which includes logic level indicator [see Hall, Jr., Fig. 5, the output from "compression wave storage" or member 44, since all the input member 30 (sample & hold) or member 44 provide a logic level indicator for the purposes of conversion form analog to digital signal].

With regard to claim 13: as noted above in claim 10, <u>Hall</u>, <u>Jr</u>. further teaches that the edge bin structure (pick detector) includes a time stamp indicative of the time of a respective threshold level transition of the signal under test (SUT) (input signal from the receiver as shown in Figs. 4 and 5; output that is delayed or time expanded output).

With regard to claims 14 and 17: as noted above in claim 10, Hall, Jr. further teaches that the method is used to process each of a plurality of signals under test including clock signal and a data signal to produce corresponding list of edge bins (edge detected signals (see Hall, Jr., Fig. 5, output from member 42); and processing each data signal edge list with the clock signal edge bin list (since clock signals are triggered at some transition time) to identify, for each clock

Art Unit: 2857

signal edge, corresponding logic value of the data signal (the expanded output from member 44 of Fig. 5).

With regard to claims 15 and 16: as noted above in claim 14, Hall, Jr. further teaches that the method of processing each data signal edge bin list (pick detected) with the clock signal edge bin (clock) list to identify a timing violation because in sampling and holding, it is inherent that a rule has to have a way to detecting a violation since convolution operation or an A/D conversion would not have been possible under the circumstances (as shown in Fig. 5).

Allowable Subject Matter

5. <u>Claims 11 and 18-21</u> are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Argument

6. Examiner disagrees with the <u>Applicant's</u> assertion that <u>Hall, Jr</u>. has no similarity with the instant application. The input signals both in the <u>instant application</u> and <u>Hall, Jr</u>. are analog in nature. Actually, <u>claims 1 and 10</u> of the instant application acquire temporarily offset analog samples, which are basically described in <u>Hall, Jr</u>. as analog input (see <u>Hall, Jr</u>., Fig. 3). In both cases the analog samples are further processed to obtain digital samples using ADC for the purposes of further processing. Therefore, the inputs described both in the instant application and <u>Hall, Jr</u>. are the same.

Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Elias Desta whose telephone number is (571)-272-2214. The examiner can normally be reached on M-Thu (8:30-7:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Marc S. Hoff can be reached on (571)-272-2216. The fax phone numbers for the organization where this application or proceeding is assigned are (703)-308-5841 for regular communications and (703)-308-5841 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)-308-1782.

Elias Desta Examiner Art Unit 2857 Application/Control Number: 10/600,235

Art Unit: 2857

-ed

September 19, 2004

DONALD E. MCELHENY, JR. PRIMARY EXAMINER Page 8